MohamedHussein27/SPI-Slave-with-RAM-UVM
This project uses UVM to verify an SPI Slave connected to internal RAM. It includes multiple agents (active and passive) and integrates assertion-based verification for both SPI and RAM behavior.
This project offers a robust verification environment for engineers designing or integrating Serial Peripheral Interface (SPI) slave modules with internal RAM. It takes your SystemVerilog design and rigorously checks both the SPI communication protocol and the RAM's read/write operations for correctness. Digital design verification engineers will find this useful for ensuring hardware reliability.
No commits in the last 6 months.
Use this if you need to comprehensively verify the functional and protocol behavior of an SPI slave device connected to internal memory using advanced UVM methodologies.
Not ideal if you are looking for a physical hardware tester or a software-level simulation tool, as this is for digital hardware verification at the RTL level.
Stars
4
Forks
—
Language
SystemVerilog
License
—
Category
Last pushed
May 05, 2025
Commits (30d)
0
Get this data via API
curl "https://pt-edge.onrender.com/api/v1/quality/agents/MohamedHussein27/SPI-Slave-with-RAM-UVM"
Open to everyone — 100 requests/day, no key needed. Get a free key for 1,000/day.
Higher-rated alternatives
DariuszNewecki/CORE
Governance runtime enforcing immutable constitutional rules on AI coding agents
whataboutyou-ai/eunomia
Eunomia is the open-source authorization layer for AI Agents
Task-force-for-AI-agents-in-Healthcare/haarf
⚕️ the world's first unified, lifecycle-centric regulatory framework specifically designed for...
veristamp/AgentGovernor
AgentGovernor is a declarative AI workflow planner that enables secure, auditable, and...
rafapra3008/cervellaswarm
Lingua Universale -- a verification language for AI agent protocols. Like mypy for multi-agent...