FPGA Neural Accelerators ML Frameworks
Hardware implementations and design frameworks for neural network acceleration on FPGAs, including systolic arrays, HLS synthesis tools, and optimization for edge inference. Does NOT include general FPGA design, software ML frameworks, or CPU/GPU-based accelerators.
There are 54 fpga neural accelerators frameworks tracked. 3 score above 50 (established tier). The highest-rated is fastmachinelearning/hls4ml at 64/100 with 1,849 stars. 1 of the top 10 are actively maintained.
Get all 54 projects as JSON
curl "https://pt-edge.onrender.com/api/v1/datasets/quality?domain=ml-frameworks&subcategory=fpga-neural-accelerators&limit=20"
Open to everyone — 100 requests/day, no key needed. Get a free key for 1,000/day.
| # | Framework | Score | Tier |
|---|---|---|---|
| 1 |
fastmachinelearning/hls4ml
Machine learning on FPGAs using HLS |
|
Established |
| 2 |
alibaba/TinyNeuralNetwork
TinyNeuralNetwork is an efficient and easy-to-use deep learning model... |
|
Established |
| 3 |
KULeuven-MICAS/zigzag
HW Architecture-Mapping Design Space Exploration Framework for Deep Learning... |
|
Established |
| 4 |
fastmachinelearning/hls4ml-tutorial
Tutorial notebooks for hls4ml |
|
Emerging |
| 5 |
doonny/PipeCNN
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks |
|
Emerging |
| 6 |
es-ude/elastic-ai.creator
Design, train and generate neural networks optimized specifically for FPGAs. |
|
Emerging |
| 7 |
maestro-project/maestro
An analytical cost model evaluating DNN mappings (dataflows and tiling). |
|
Emerging |
| 8 |
fengbintu/Neural-Networks-on-Silicon
This is originally a collection of papers on neural network accelerators.... |
|
Emerging |
| 9 |
embedeep/Free-TPU
Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI... |
|
Emerging |
| 10 |
hughperkins/VeriGPU
OpenSource GPU, in Verilog, loosely based on RISC-V ISA |
|
Emerging |
| 11 |
hunterlew/convolution_network_on_FPGA
CNN acceleration on virtex-7 FPGA with verilog HDL |
|
Emerging |
| 12 |
zssloth/Embedded-Neural-Network
collection of works aiming at reducing model sizes or the ASIC/FPGA... |
|
Emerging |
| 13 |
walkieq/RNN_HLS
An LSTM template and a few examples using Vivado HLS |
|
Emerging |
| 14 |
JunningWu/Learning-NVDLA-Notes
NVDLA is an Open source DL/ML accelerator, which is very suitable for... |
|
Emerging |
| 15 |
yonseicasl/NPUsim
NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators |
|
Emerging |
| 16 |
padhi499/Image-Classification-using-CNN-on-FPGA
Project is about designing a Trained Neural Network on FPGA to classify an... |
|
Emerging |
| 17 |
ribesstefano/Mapping-Multiple-LSTM-Models-on-FPGAs
Includes the SVD-based approximation algorithms for compressing deep... |
|
Emerging |
| 18 |
IMPETUS-UdeS/rule4ml
Resource Utilization and Latency Estimation for ML on FPGA. |
|
Emerging |
| 19 |
salehjg/DeepPoint-V2-FPGA
The code repository of DGCNN on FPGA: Acceleration of The Point Cloud... |
|
Experimental |
| 20 |
hipersys-team/lightning
[SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for... |
|
Experimental |
| 21 |
Thraetaona/Innervator
Innervator: Hardware Acceleration for Neural Networks |
|
Experimental |
| 22 |
Lumen-Laboratory/Mayoiuta
Open-source Neural Processing Unit (NPU) from China ❤ |
|
Experimental |
| 23 |
yonseicasl/NPUWattch
NPUWattch: ML-based Power, Area, and Timing Modeling for Neural Accelerators |
|
Experimental |
| 24 |
SalvatoreBarone/CNN-VHDL
A library of VHDL components for Neural Networks |
|
Experimental |
| 25 |
halalboro/fpga-accelerators
Hardware Accelerators on FPGA for Computer Vision Applications |
|
Experimental |
| 26 |
hftsoi/sparse-pixels
Efficient convolution for sparse data on FPGAs |
|
Experimental |
| 27 |
EngineeringSoftware/hdlp
Code and data for "On the Naturalness of Hardware Descriptions" in ESEC/FSE'20 |
|
Experimental |
| 28 |
anupam-io/ES203-COA-CNN
ES-203 Computer Organization & Architecture CNN on FPGA board |
|
Experimental |
| 29 |
yifeng-ethz/mu3e-ip-cores
Mu3e experiment (PSI) IP-core Library |
|
Experimental |
| 30 |
GSTL-ITU/HORNET-RV32IMF-For-AI-Applications
A custom RISC-V (RV32IMF) soft-core, "Hornet", implemented on Artix-7 FPGA... |
|
Experimental |
| 31 |
jainamnahar14surat/Deep-Learning-Accelerator-Transformer-FPGA
FPGA-based hardware accelerator for Transformer neural networks enabling... |
|
Experimental |
| 32 |
Nokia-Bell-Labs/data-channel-extension
[NeurIPS'24] DEX: Data Channel Extension for Efficient CNN Inference on Tiny... |
|
Experimental |
| 33 |
rigoorozco/m2-artix7-accelerator-card
M.2 PCIe Artix 7 FPGA Accelerator Card |
|
Experimental |
| 34 |
certainly-param/garuda-accelerator
Garuda: CVXIF coprocessor optimizing batch-1 attention microkernels with... |
|
Experimental |
| 35 |
PanosZin/fpga-lstm-ecg-accelerator
FPGA implementation of a quantized LSTM accelerator for ECG waveform... |
|
Experimental |
| 36 |
Devanik21/A-Machine-Learning-Approach-for-Optimal-Low-Power-VLSI
The project uses an ML surrogate model (e.g., Random Forest) to instantly... |
|
Experimental |
| 37 |
EzraWolf/TinyMOA-IHP26a
IHP26a TinyTapeout implementation of a RISC-V CPU with an integrated... |
|
Experimental |
| 38 |
fastmachinelearning/ml4fg
Machine Learning on frame grabbers for ultra-low latency in situ inference |
|
Experimental |
| 39 |
PCov3r/FPGA_Handwritten_digit_recognition
A Verilog implementation of a hand-written digit recognition Neural Network |
|
Experimental |
| 40 |
LorenzoValente3/Autoencoder-for-FPGA
Autoencoder model for FPGA implementation using hls4ml. Repository for... |
|
Experimental |
| 41 |
TadejMurovic/BNN_Deployment
Part of paper: Massively Parallel Combinational Binary Neural Networks for... |
|
Experimental |
| 42 |
ngenehub/deepltk_fpga_examples
Set of examples for DeepLTK FPGA Add-On |
|
Experimental |
| 43 |
marcelwa/ls4ai
Hack4Her: Logic Synthesis for AI |
|
Experimental |
| 44 |
angeliaplutus/ipcoredesign
Design & Verification of IP Cores and ICs, Artificial Intelligence |
|
Experimental |
| 45 |
mertz1999/CNN_ON_FPGA
implement convolution neural network on FPGA based on VHDL design |
|
Experimental |
| 46 |
BrosnanYuen/tt07-Neuromorphic-ASIC-with-96-Neurons
Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7 |
|
Experimental |
| 47 |
JochiSt/AI_FPGA
running ANN on an FPGA |
|
Experimental |
| 48 |
Monish-KS/DL_and_ML_On_FPGA
This repository contains implementations of various machine learning (ML)... |
|
Experimental |
| 49 |
mriosrivas/Pynq-Neural-Network
Complete Implementation of a Integer Neural Network using SystemVerilog... |
|
Experimental |
| 50 |
josipnigojevic/VerilogMineDetectingANN
Neural Network implemented in Verilog used for distinguishing if the wave... |
|
Experimental |
| 51 |
DYGV/FPGA-Based-EdgeAI-Prototypes
Xilinx DPU(Vitis AI)を用いたエッジAI実現に向けたサンプルプログラム |
|
Experimental |
| 52 |
Deverne-labs/TinyML-Zybo
This repository is a collection of designs invloving FPGAs and AI technologies. |
|
Experimental |
| 53 |
ahmed-ramsey-shahin/deep-learning-accelerator
A hardware implementation of a deep learning accelerator using... |
|
Experimental |
| 54 |
mcastiglia/Graph2Gates
Area and delay optimization for parallel prefix adder circuits using... |
|
Experimental |