seanpm2001/AI2001_Category-Source_Code-SC-SystemVerilog

🧠️🖥️2️⃣️0️⃣️0️⃣️1️⃣️💾️📜️ The sourceCode:SystemVerilog category for AI2001, containing SystemVerilog programming language datasets

24
/ 100
Experimental

Provides curated SystemVerilog source code datasets designed for training AI models on hardware description language patterns and syntax. Part of the larger AI2001 framework, it organizes HDL code samples by category to enable machine learning applications in hardware design and verification domains. The project is structured as a modular subcategory within AI2001's source code collection, facilitating scalable dataset contribution and version control for SystemVerilog-specific training corpora.

No commits in the last 6 months.

Stale 6m No Package No Dependents
Maintenance 0 / 25
Adoption 3 / 25
Maturity 9 / 25
Community 12 / 25

How are scores calculated?

Stars

3

Forks

1

Language

R

License

GPL-3.0

Last pushed

Dec 02, 2023

Commits (30d)

0

Get this data via API

curl "https://pt-edge.onrender.com/api/v1/quality/ml-frameworks/seanpm2001/AI2001_Category-Source_Code-SC-SystemVerilog"

Open to everyone — 100 requests/day, no key needed. Get a free key for 1,000/day.